Regviz

Espressif Systems /ESP32-C6 /EXTMEM /L1_CACHE_ACS_FAIL_INT_RAW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L1_CACHE_ACS_FAIL_INT_RAW

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/EXTMEM/L1_CACHE_ACS_FAIL_INT_RAW#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (L1_ICACHE0_FAIL_INT_RAW)L1_ICACHE0_FAIL_INT_RAW 0 (L1_ICACHE1_FAIL_INT_RAW)L1_ICACHE1_FAIL_INT_RAW 0 (L1_ICACHE2_FAIL_INT_RAW)L1_ICACHE2_FAIL_INT_RAW 0 (L1_ICACHE3_FAIL_INT_RAW)L1_ICACHE3_FAIL_INT_RAW 0 (L1_CACHE_FAIL_INT_RAW)L1_CACHE_FAIL_INT_RAW

Description

Cache Access Fail Interrupt raw register

Fields

L1_ICACHE0_FAIL_INT_RAW

The raw bit of the interrupt of access fail that occurs in L1-ICache0.
L1_ICACHE1_FAIL_INT_RAW

The raw bit of the interrupt of access fail that occurs in L1-ICache1.
L1_ICACHE2_FAIL_INT_RAW

The raw bit of the interrupt of access fail that occurs in L1-ICache2.
L1_ICACHE3_FAIL_INT_RAW

The raw bit of the interrupt of access fail that occurs in L1-ICache3.
L1_CACHE_FAIL_INT_RAW

The raw bit of the interrupt of access fail that occurs in L1-DCache.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data